Test-Time Reduction in ATE Using Asynchronous Clocking
نویسندگان
چکیده
In this work we aim to reduce the test time on the ATE (Automatic Test Equipment) by taking advantage of the peak power limit. We determine the clock period for each test cycle based on the energy dissipated per cycle to generate an asynchronous clock. This increases the power per cycle of the test with a reduction in the total test time. The methodology is verified using ISCAS’89 sequential benchmark circuits. Results show about 50% reduction in ATE test time for s713 and about 39% for s1423.
منابع مشابه
Selecting ATE Frequencies for Power Constrained Test Time Reduction Using Aperiodic Clock
An aperiodic test clock methodology to reduce test time of wafer sort has been recently proposed. In practice, however, an automatic test equipment (ATE) allows only a small number of clock periods and finding those is a mathematically complex problem. This paper proposes an algorithm for optimal selection of any given number of tester clock periods. Keywords-Aperiodic clock, Test time reductio...
متن کاملTest Programming for Power Constrained Devices
The conventional method of testing during wafer sort using an Automatic Test Equipment (ATE) is to provide fixed clock period to the circuit under test (CUT). This may lead to longer test times owing to large number of sequential elements in the design. Under such scenario, it is observed that the dynamic power dissipated during each test cycle varies based on the amount of signal transitions i...
متن کاملPausible Clocking: A First Step Toward Heterogeneous Systems
This paper describes a novel communication scheme, which is guaranteed to be free of synchronization failures, amongst multiple synchronous modules operating independently. In this scheme, communication between every pair of modules is done through an asynchronous FIFO channel; communication between a module and the FIFO is done using a request/acknowledge handshaking. Synchronization of handsh...
متن کاملEliminating Nondeterminism to Enable Chip-Level Test of Globally-Asynchronous Locally-Synchronous SoC’s
Globally asynchronous locally synchronous (GALS) clocking applied to a system-on-a-chip (SoC) results in a design in which each core is a synchronous block (SB) of logic whose locally generated clock has an independent frequency and phase. Data is exchanged between cores using an asynchronous communication protocol. The nondeterministic synchronization strategies used by most GALS architectures...
متن کاملClocking and Clocked Storage Elements
Clocking, Synchronous Systems, Asynchronous Systems, Clock Uncertainties, Clocked Storage Elements, Finite-State Machine, Clock Distribution.
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012